## INDIAN INSTITUTE OF INFORMATION TECHNOLOGY DESIGN AND MANUFACTURING (IIITDM) KANCHEEPURAM

## INTRODUCTION OF NEW COURSE

Course Title	SOC Low Power design and verification	Course Code	EC5XXX			
Dept./ Specialization	ECE	Structure (LTPC)	3	0	2	4
To be offered for	DD/M.Tech	Status	Core 🗖		Elective	
Faculty Proposing the course	Hariharan Seshadri	Туре	New 🗖		Modification	
Recommendation from the DAC         Date of DAC						
External Expert(s)						
Pre-requisite	Detailed below this table	Submitted for approval			47 <sup>th</sup> \$	Senate
Learning Objectives	<ul> <li>Understand Low Power design issues, challenges</li> <li>Understand Low Power design optimization techniques</li> <li>Understand how to verify low power designs</li> </ul>					
Learning Outcomes	<ul> <li>Skill on low power needs at various design stage from architecture to implementation</li> <li>Ability to write power intent in UPF format</li> <li>Familiarly with usage of Cadence Low power flows</li> </ul>					
Contents of the course (With approximate break-up of hours for L/T/P)	Ilow and methodology (4 L, 2P)					
Text Book	<ol> <li>Low power design methodologies: Jan M. Rabay and Masssoud Pedrum, Kulwar Academic Publishers</li> <li>High level power analysis and optimization: Anand Raghunathan and Niraj jha, Suraj Dubey, Springer science and business media: ISBN 978-1-4615-5433-2</li> </ol>					
Reference Books	<ol> <li>IEEE Standard for Design and Verification of Low-Power, Energy-Aware Electronic Systems         <ul> <li>IEEE 1801-2018</li> <li>Cadence user manual for Joules, Conformal LEC, Conformal Low Power, Genus</li> </ul> </li> </ol>					

technology libraries characterized for at least 3 different voltages, memory compiler, from 3rd party, like TSMC or equivalent Cadence Lab access to students for assigned Lab hours, with necessary compute infrastructure Students should know CPU, Digital design and Verilog HDL as pre-requisite